

Ovonics Unified Memory-- A High Performance Nonvolatile Memory Technology for Stand Alone Memory and Embedded Applications

Manzur Gill (Intel)


Tyler Lowrey (Ovonyx)

John Park (Azalea)


Agenda

- Comparison of Memory Technologies
- OUM Technology Concept
- Memory Cell Characteristics
- 4Mb Test Chip
- Memory Array Characteristics
- Technology Challenges
- Summary

Agenda

- 
- Comparison of Memory Technologies
 - OUM Technology Concept
 - Memory Cell Characteristics
 - 4Mb Test Chip
 - Memory Array Characteristics
 - Technology Challenges
 - Summary

Memory Technologies Comparison





Agenda

- Comparison of Memory Technologies
- ➔ • OUM Technology Concept
- Memory Cell Characteristics
- 4 Mb Test Chip
- Memory Array Characteristics
- Technology Challenges
- Summary

OUM Concept

- Operation



- Chalcogenide material alloys used in re-writable CDs and DVDs
- Electrical energy (heat) converts the material between crystalline (conductive) and amorphous (resistive) phases
- Cell read by measuring resistance




- Attributes

- Non-volatile, Direct overwrite
- High density
- Non-destructive read
- Low voltage and low power
- $\sim 1E12$ write/Erase cycles
- Easy to integrate w/ logic

Array Element: Junction Diode selection



Memory array operation showing select and deselect conditions





	Reset	Set	Read
BL_n	I_{reset}	I_{set}	I_{read}
BL_{n-1}	0V	0V	0V
BL_{n+1}	0V	0V	0V
WL_n	0V	0V	0V
WL_{n-1}	Vdd	Vdd	Vdd
WL_{n+1}	Vdd	Vdd	Vdd


Agenda

- Comparison of Memory Technologies
- OUM Technology Concept
- ➔ • Memory Cell Characteristics
- 4Mb Test Chip
- Memory Array Characteristics
- Technology Challenges
- Summary

Single Cell IV Curves with and without diode




Cell Programming RI Characteristics




Direct Write of Phase Change Element at 5MHz


Write/Read/Write-Complement/Read




R_{set} and R_{reset} as Function of Cycles




R_{set} and R_{reset} Distribution after 10^7 Cycles



Intrinsic Retention Characteristics



Data Retention 140°C, 16 Hours Bake




Agenda

- Comparison of Memory Technologies
- OUM Technology Concept
- Memory Cell Characteristics
- ➔ • 4Mb Test Chip
- Memory Array Characteristics
- Technology Challenges
- Conclusions


4M Test Vehicle Device Parameters

- Min. litho feature $0.18\ \mu\text{m}$
- Process Single polycide, single metal, twin well CMOS
- Cell Size $7.7\ \lambda^2$
- CMOS transistors $3.3\ \text{V}$
- CMOS gate oxide $8\ \text{nm}$
- Memory material $\text{Ge}_x\text{Sb}_y\text{Te}_z$ alloy
- Power supply 3.3V
- Memory contact size $0.24\ \mu\text{m} \times 0.24\ \mu\text{m}$


Photomicrograph of 4 Mb test memory




Array Architecture




Read Path Schematic




Write Path Schematic





Data path simulation



Data Path Measured Waveform




Read Cell Select/Deselect Through Word-line PNP




Agenda

- Comparison of Memory Technologies
- OUM Technology Concept
- Memory Cell Characteristics
- 4 Mb Test Chip
- ➔ • Memory Array Characteristics
 - Technology Challenges
 - Conclusions


Array Cell I-V



Set and Reset Resistance Distribution in Array



Cycling Performance of Array



Agenda

- Comparison of Memory Technologies
- OUM Technology Concept
- Memory Cell Characteristics
- 4 Mb Test Chip
- Memory Array Characteristics
- ➔ • Technology Challenges
- Summary

Technology Challenges

- Reduction of programming current for lower voltage and lower power operation
- Increased set/reset resistance and decreased read current/set current margin with scaling
-> impact on read performance/margin
- Management of proximity heating with declining cell space -> disturb risk

Agenda

- Comparison of Memory Technologies
- OUM Technology Concept
- Memory Cell Characteristics
- 4 Mb Test Chip
- Memory Array Characteristics
- Technology Challenges
- ➔ • Summary

Summary

- Functional Ovonics Unified Memory Array has been demonstrated in a 0.18 μm integrated CMOS logic process
- Use of diode as a selection device demonstrated with no disturb observed, giving a small and scalable unit memory cell
- Endurance demonstrated to 10^{12} set-reset cycles
- Direct 3.3V operation without the use of an on-chip charge pump
- This technology offers the potential of easy addition of nonvolatile memory to a standard CMOS process, is low cost and highly scalable